L Number	Hits	Search Text	DB	Time stamp
4	31602	((timing$2 separation$2) near9 (circuit$5 generat$5 filp-flop$2)) AND (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 09:54
5	1934	342/124,175,205.ccls. 73/290R, 290V.ccls.) (324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.	USPAT	2004/04/14 09:57
6	201	324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.	USPAT	2004/04/14 09:55
7	34	(((timing$2 separation$2) near9 (circuit$5 generat$5 filp-flop$2)) AND (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")) and (342/124,175,205.ccls. 73/290R, 290V.ccls.) (324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.)	USPAT	2004/04/14 09:57
8	123	342/124.ccls.	USPAT	2004/04/14 10:59
9	679279	((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 10:59
10	66197	(((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")).ab.	USPAT	2004/04/14 10:58
11	787	(((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")) and (342/124,175,205.ccls. 73/290R, 290V.ccls.) (324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.)	USPAT	2004/04/14 10:59
12	84	(((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")) and 342/124.ccls.	USPAT	2004/04/14 10:59
13	142	((((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")).ab.) and (342/124,175,205.ccls. 73/290R, 290V.ccls.) (324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.)	USPAT	2004/04/14 10:59
14	20	((((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")).ab.) and 342/124.ccls.	USPAT	2004/04/14 10:59
15	82	((((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")) and (342/124,175,205.ccls. 73/290R, 290V.ccls.) (324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.)) and (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 11:14
16	11	((((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")) and 342/124.ccls.) and (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 11:01
18	6	(((((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")).ab.) and 342/124.ccls.) and (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 11:06
17	27	(((((time$2 timing$2 separation$2) near9 (control$2 generat$5 detect$5 sens$5 difference$5 chatter$5)) (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")).ab.) and (342/124,175,205.ccls. 73/290R, 290V.ccls.) (324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.)) and (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 11:01
19	208377	(transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))	USPAT	2004/04/14 11:09

20	59293	((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))) and ((sens$5 detect$5 level$2 radar$2 determin$5) near5 (level$2 gaug$5))	USPAT	2004/04/14 11:13
21	4946	((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))) and (((sens$5 detect$5 level$2 radar$2 determin$5) near5 (level$2 gaug$5)).ab.)	USPAT	2004/04/14 11:13
25	14	("4044353" | "4737791" | "4847623" | "5563605" | "5651286" | "5659321" | "5672975" | "5701006" | "5851083" | "6072427" | "6087978" | "6107957" | "6130637" | "6137438").PN.	USPAT	2004/04/14 11:11
26	59293	(((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))) and ((sens$5 detect$5 level$2 radar$2 determin$5) near5 (level$2 gaug$5))) and ((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2)))	USPAT	2004/04/14 11:13
27	4946	(((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))) and (((sens$5 detect$5 level$2 radar$2 determin$5) near5 (level$2 gaug$5)).ab.)) and ((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2)))	USPAT	2004/04/14 11:13
28	9583	((((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))) and ((sens$5 detect$5 level$2 radar$2 determin$5) near5 (level$2 gaug$5))) and ((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2)))) and (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 11:14
29	629	((((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))) and (((sens$5 detect$5 level$2 radar$2 determin$5) near5 (level$2 gaug$5)).ab.)) and ((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2)))) and (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")	USPAT	2004/04/14 11:14
30	17	(((((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2))) and (((sens$5 detect$5 level$2 radar$2 determin$5) near5 (level$2 gaug$5)).ab.)) and ((transmi$5 same receiv$5 same (separat$5 control$2 timing$1 time$2 chatter$2)))) and (flip-flop$1 "D-flipflop" "D-flip-flop" "flipflop" "d flip flop")) and (342/124,175,205.ccls. 73/290R, 290V.ccls.) (324/644.ccls. 73/304R,304c, 305-322, 322.5.ccls.)	USPAT	2004/04/14 11:34
31	27	(("6137738") or ("6130637") or ("6107957") or ("6087978") or ("6072427") or ("5851083") or ("5701006") or ("5672957") or ("5659321") or ("5651286") or ("5563605") or ("4847623") or ("4737791") or ("4044353")).PN.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/04/14 11:36
-	2	("6700530").PN.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/04/13 14:45
-	2	("6300897").PN.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/04/13 15:32
-	1	6300897.URPN.	USPAT	2004/04/13 15:37
-	0	6628229.URPN.	USPAT	2004/04/13 15:31
-	1764	342/124,175,205.ccls. 73/290R, 290V.ccls.	USPAT	2004/04/13 15:41
-	1152	73/290R, 290V.ccls.	USPAT	2004/04/13 15:41
-	138813	((timing$2 separation$2) near9 (circuit$5 generat$5 filp-flop$2))	USPAT	2004/04/14 09:52

-	52	(((timing$2 separation$2) near9 (circuit$5 generat$5 filp-flop$2))) and (filp-flop$2)	USPAT	2004/04/14 09:54

Your search matched **41** of **1024576** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance** in **Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or entering a new one in the text box.

flip flop and (detect* or sens* or determin*) and (level* o Search

☐ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

---

1 **Storage optimization by replacing some flip-flops with latches**
Tsung-Yi Wu; Youn-Long Lin;
Design Automation Conference, 1996, with EURO-VHDL '96 and Exhibition, Proceedings EURO-DAC '96, European , 16-20 Sept. 1996
Pages:296 - 301

[Abstract] [PDF Full-Text (636 KB)] **IEEE CNF**

---

2 **Array of sensors with A/D conversion based on flip-flops**
Lian, W.; Wouters, S.E.;
Instrumentation and Measurement, IEEE Transactions on , Volume: 39 , Issue: 4 , Aug. 1990
Pages:653 - 657

[Abstract] [PDF Full-Text (432 KB)] **IEEE JNL**

---

3 **Maximum operating frequency in Si bipolar master-slave toggle flip-flop circuit**
Ishii, K.; Ichino, H.; Yamaguchi, C.;
Solid-State Circuits, IEEE Journal of , Volume: 29 , Issue: 7 , July 1994
Pages:754 - 760

[Abstract] [PDF Full-Text (504 KB)] **IEEE JNL**

---

4 **Partial scan design based on levelised combinational structure**
Park, S.; Lee, G.;
Computers and Digital Techniques, IEE Proceedings- , Volume: 145 , Issue: 4 , July 1998
Pages:249 - 254

[Abstract] [PDF Full-Text (552 KB)] **IEE JNL**

---

5 **Configuring flip-flops to BIST registers**
Stroele, A.P.; Wunderlich, H.-J.;
Test Conference, 1994. Proceedings., International , 2-6 Oct. 1994
Pages:939 - 948

[Abstract] [PDF Full-Text (828 KB)] **IEEE CNF**

---

6 **Computing optimal clock schedules**
Szymanski, T.G.;
Design Automation Conference, 1992. Proceedings., 29th ACM/IEEE , 8-12 June 1992
Pages:399 - 404

[Abstract] [PDF Full-Text (484 KB)] **IEEE CNF**

---

7 **Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits**
Taskin, B.; Kourtev, I.S.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 12 , Issue: 1 , Jan. 2004
Pages:12 - 27

[Abstract] [PDF Full-Text (464 KB)] **IEEE JNL**

---

8 **Fast and energy-frugal deterministic test through test vector correlation exploitation**
Sinanoglu, O.; Orailoglu, A.;
Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. 17th IEEE International Symposium on , 6-8 Nov. 2002
Pages:325 - 333

[Abstract] [PDF Full-Text (279 KB)] **IEEE CNF**

---

9 **On the use of VHDL simulation and emulation to derive error rates**
Lima, F.; Rezgui, S.; Carro, L.; Velazco, R.; Reis, R.;
Radiation and Its Effects on Components and Systems, 2001. 6th European Conference on , 10-14 Sept. 2001
Pages:253 - 260

[Abstract] [PDF Full-Text (598 KB)] **IEEE CNF**

---

10 **Optimal design of synchronous circuits using software pipelining techniques**
Boyer, F.-R.; Aboulhamid, El.M.; Savaria, Y.; Bennour, I.E.;
Computer Design: VLSI in Computers and Processors, 1998. ICCD '98. Proceedings., International Conference on , 5-7 Oct. 1998
Pages:62 - 67

[Abstract] [PDF Full-Text (176 KB)] **IEEE CNF**

---

11 **Built-in self testing of sequential circuits using precomputed test sets**
Iyengar, V.; Chakrabarty, K.; Murray, B.T.;
VLSI Test Symposium, 1998. Proceedings. 16th IEEE , 26-30 April 1998
Pages:418 - 423

[Abstract] [PDF Full-Text (224 KB)] **IEEE CNF**

---

12 **Fixed-phase retiming for low power design**
Lalgudi, K.N.; Papaefthymiou, M.C.;
Low Power Electronics and Design, 1996., International Symposium on , 12-14 Aug. 1996
Pages:259 - 264

[Abstract] [PDF Full-Text (560 KB)] **IEEE CNF**

13 **A MOdular and Reprogrammable Real-time Processing Hardware, MORRPH**
Drayer, T.H.; King, W.E., IV.; Tront, J.G.; Conners, R.W.;
FPGAs for Custom Computing Machines, 1995. Proceedings. IEEE Symposium on , 19-21 April 1995
Pages:11 - 19

[Abstract] [PDF Full-Text (976 KB)] **IEEE CNF**

14 **Property-based test generation for scan designs and the effects of the test application scheme and scan selection on the number of detectable faults**
Pomeranz, I.; Reddy, S.M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 21 , Issue: 5 , May 2002
Pages:628 - 637

[Abstract] [PDF Full-Text (362 KB)] **IEEE JNL**

15 **Active timing multilevel fault-simulation with switch-level accuracy**
Meyer, W.; Camposano, R.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 14 , Issue: 10 , Oct. 1995
Pages:1241 - 1256

[Abstract] [PDF Full-Text (1504 KB)] **IEEE JNL**

1 2 3 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top